Power MOSFET

14 A, 25 V, N-Channel DPAK

Features

- Planar HD3e Process for Fast Switching Performance
- Low R_{DS(on)} to Minimize Conduction Loss
- Low C_{iss} to Minimize Driver Loss
- Low Gate Charge
- Optimized for High Side Switching Requirements in High–Efficiency DC–DC Converters
- NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25° C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	25	Vdc
Gate-to-Source Voltage - Continuous	V _{GS}	±20	Vdc
$\begin{array}{l} \mbox{Thermal Resistance - Junction-to-Case} \\ \mbox{Total Power Dissipation } @ T_A = 25^{\circ}C \\ \mbox{Drain Current - Continuous } @ T_A = 25^{\circ}C, \mbox{Chip} \\ \mbox{- Continuous } @ T_A = 25^{\circ}C, \mbox{Limited by Package} \\ \mbox{- Single Pulse (tp \le 10 μs)} \end{array}$	R _{θJC} P _D I _D I _D	6.0 20.8 14 11.4 28	°C/W W A A A
Thermal Resistance, Junction-to-Ambient (Note 1) Total Power Dissipation @ $T_A = 25^{\circ}C$ Drain Current – Continuous @ $T_A = 25^{\circ}C$	R _{θJA} P _D I _D	80 1.56 3.1	°C/W W A
Thermal Resistance, Junction-to-Ambient (Note 2) Total Power Dissipation @ T _A = 25°C Drain Current – Continuous @ T _A = 25°C	R _{θJA} P _D I _D	120 1.04 2.5	°C/W W A
Operating and Storage Temperature Range	T _J , T _{stg}	–55 to 150	°C
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. When surface mounted to an FR4 board using 0.5 sq. in pad size.

When surface mounted to an FR4 board using minimum recommended pad size.




ON Semiconductor®

http://onsemi.com





MARKING DIAGRAM & PIN ASSIGNMENTS



* The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

ORDERING INFORMATION

See detailed ordering and shipping information on page 5 of this data sheet.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

C	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS			-		•	
Drain-to-Source Breakdown Voltage (Note 3) ($V_{GS} = 0 Vdc, I_D = 250 \mu Adc$) Temperature Coefficient (Positive)		V(br) _{DSS}	25 -	28 -		Vdc mV/°C
Zero Gate Voltage Drain Curren ($V_{DS} = 20$ Vdc, $V_{GS} = 0$ Vdc) ($V_{DS} = 20$ Vdc, $V_{GS} = 0$ Vdc,	I _{DSS}			1.0 10	μAdc	
Gate-Body Leakage Current ($V_{GS} = \pm 20$ Vdc, $V_{DS} = 0$ Vdc	I _{GSS}	-	-	±100	nAdc	
ON CHARACTERISTICS (Note	3)					
Gate Threshold Voltage (Note 3) $(V_{DS} = V_{GS}, I_D = 250 \ \mu Adc)$ Threshold Temperature Coefficient (Negative)		V _{GS(th)}	1.0 _	1.5 -	2.0 -	Vdc mV/°C
$\begin{array}{l} \text{Static Drain-to-Source On-Res} \\ (\text{V}_{\text{GS}} = 4.5 \text{ Vdc}, \text{ I}_{\text{D}} = 5 \text{ Adc}) \\ (\text{V}_{\text{GS}} = 10 \text{ Vdc}, \text{ I}_{\text{D}} = 5 \text{ Adc}) \end{array}$	R _{DS(on)}		117 70.4	130 95	mΩ	
Forward Transconductance (No $(V_{DS} = 10 \text{ Vdc}, I_D = 5 \text{ Adc})$	9FS	_	7.0	_	Mhos	
DYNAMIC CHARACTERISTICS	3					
Input Capacitance		C _{iss}	-	115	-	pF
Output Capacitance	$(V_{DS} = 20 \text{ Vdc}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz})$	C _{oss}	-	62	_	
Transfer Capacitance		C _{rss}	-	33	-	
SWITCHING CHARACTERISTI	CS (Note 4)					
Turn-On Delay Time		t _{d(on)}	-	3.8	-	ns
Rise Time	(V _{GS} = 10 Vdc, V _{DD} = 10 Vdc,	t _r	-	27	-	
Turn-Off Delay Time	$I_D = 5 \text{ Adc}, R_G = 3 \Omega$)	t _{d(off)}	-	9.6	-	
Fall Time		t _f	-	2.0	_	
Gate Charge		QT	-	1.8	_	nC
	(V _{GS} = 5 Vdc, I _D = 5 Adc, V _{DS} = 10 Vdc) (Note 3)	Q ₁	-	0.8	-	
		Q ₂	-	0.7	-	
SOURCE-DRAIN DIODE CHAI	RACTERISTICS					
Forward On-Voltage	$(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 3)}$ $(I_S = 5 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$	V _{SD}		0.93 0.82	1.2 -	V _{dc}
Reverse Recovery Time		t _{rr}	-	6.6	-	ns
	(I _S = 5 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/μs) (Note 3)	t _a	-	4.75	-	
		t _b	-	1.88	-	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: Pulse Width \leq 300 µs, Duty Cycle \leq 2%. 4. Switching characteristics are independent of operating junction temperatures.


Q_{RR}

0.002


μC


Reverse Recovery Stored Charge

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS




Figure 12. Thermal Response

ORDERING INFORMATION


Device	Package	Shipping [†]
NTD14N03RT4G	DPAK (Pb–Free)	2500 / Tape & Reel
NVD14N03RT4G*	DPAK (Pb–Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NVD Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q101 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369C ISSUE E



. 5.80

0.228

NOTES

- DIMENSIONING AND TOLERANCING PER ASME

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: INCHES.
 THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
 DIMENSIONE ON DE A DE DETERMINED AT THE EDIMENSIONE ON DE ADE DETERMINED AT THE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM
- PLANE H. _

7.	OPTIONAL	MOLD	FEATURI	

	INCHES		MILLIM	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.028	0.045	0.72	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090 BSC		2.29 BSC	
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.114	REF	2.90 REF	
L2	0.020	BSC	0.51 BS	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Ζ	0.155		3.93	

6.17

0.243

 $\left(\frac{mm}{inches}\right)$

1.60

0.063

SCALE 3:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and

0.102

Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

STYLE 2: PIN 1. GATE 2. DRAIN

SOURCE 3

Δ DRAIN